Commit graph

36 commits

Author SHA1 Message Date
Yehowshua Immanuel 7c32974f7b update readme 2025-03-24 08:24:06 -04:00
Yehowshua Immanuel 76e542ff36 tested and seems to be working 2025-03-23 18:45:32 -04:00
Yehowshua Immanuel 35fc49382d reverting as it seems we really cant condition rules on arguments safely 2025-03-23 18:30:56 -04:00
Yehowshua Immanuel 996febbff5 change interface 2025-03-23 17:58:56 -04:00
Yehowshua Immanuel e6b002f70e added informative comment 2025-03-23 08:12:40 -04:00
Yehowshua Immanuel c5ad62aaed Greatly simpliflied tag engine to use stack implementation. Having trouble guarding on interface argument... 2025-03-23 08:12:24 -04:00
Yehowshua Immanuel 8e27ca877f beginning of a linked list in hardware 2025-03-20 17:00:15 -04:00
Yehowshua Immanuel 7ad812d3da refactor a bit 2025-03-20 13:27:01 -04:00
Yehowshua Immanuel 5f2d9456ae Tag engine building 2025-03-20 06:28:55 -04:00
Yehowshua Immanuel ac48f5a4ad unable to display fshow for tagVec 2025-03-20 00:10:00 -04:00
Yehowshua Immanuel 6359ab833d tag types and moodularity improving 2025-03-19 23:08:58 -04:00
Yehowshua Immanuel 4422947f9a TageEngine now typechecks 2025-03-19 22:10:14 -04:00
Yehowshua Immanuel a3afd66715 begun work on tag engine 2025-03-17 12:04:42 -04:00
Yehowshua Immanuel 550b3731b4 still workikng on Bus types 2025-03-17 09:16:22 -04:00
Yehowshua Immanuel 21a3ee7f7a initial support for Bus types 2025-03-14 19:46:08 -04:00
Yehowshua 66464daf0c Update README.md 2025-03-14 16:30:45 +00:00
Yehowshua Immanuel 258534808c correct README indentation 2024-05-19 22:21:33 -04:00
Yehowshua Immanuel 4c8298f2a1 update README and remove BRAM experiments 2024-05-19 22:20:53 -04:00
Yehowshua Immanuel cf68a5e683 converted to bluespec haskell 2024-05-19 22:16:33 -04:00
Yehowshua Immanuel 72788b8436 using bluespec classic for BRAM testbench 2024-05-19 01:14:17 -04:00
Yehowshua Immanuel 10ed5b8751 ready for demo 2024-03-20 03:30:28 -04:00
Yehowshua Immanuel 83f78d1c3d add comment 2024-03-20 02:52:44 -04:00
Yehowshua Immanuel 423ea6142e improve some indentation in src/Top.bsv 2024-03-20 02:49:08 -04:00
Yehowshua Immanuel 95631e77b8 update README with instructions for simulating main core 2024-03-20 02:48:49 -04:00
Yehowshua Immanuel 338cdac474 Remove .DS_Store files 2024-03-20 02:39:13 -04:00
Yehowshua Immanuel aad8289d4e now with info on how to simulate experimental BRAM 2024-03-20 02:37:24 -04:00
Yehowshua Immanuel e44f6b083b it's been a while 2024-03-20 02:25:31 -04:00
Yehowshua Immanuel 9f90b00b25 wow - loopback in sim actually worksgit status 2023-09-28 06:57:38 -04:00
Yehowshua Immanuel ad1bdfc8b1 fix typos and improve spaces 2023-09-26 00:41:21 -04:00
Yehowshua Immanuel c3c2cd53e1 working towards sim uart-like device support 2023-09-26 00:40:04 -04:00
Yehowshua Immanuel dc11528567 sim now working 2023-09-25 20:21:23 -04:00
Yehowshua Immanuel 3be337c4d6 restore hopefully all remaining pragmas 2023-09-25 03:44:40 -04:00
Yehowshua Immanuel e0b5d55387 restore missing pragma 2023-09-25 03:37:13 -04:00
Yehowshua Immanuel 257507e3fa conversion complete 2023-09-25 03:34:21 -04:00
Yehowshua Immanuel 1209f6a700 now converted clock divider 2023-09-25 02:45:27 -04:00
Yehowshua Immanuel b1c14f5aba first commit 2023-09-23 02:08:37 -04:00