This repository has been archived on 2025-06-25. You can view files and clone it, but you cannot make any changes to it's state, such as pushing and creating new issues, pull requests or comments.
RiscV-Formal/hs
2025-02-25 19:09:37 -05:00
..
Isa works even better now 2025-02-19 18:28:08 -05:00
Peripherals read getting closer to being done 2025-02-25 19:09:37 -05:00
Bus.hs read getting closer to being done 2025-02-25 19:09:37 -05:00
BusTypes.hs read getting closer to being done 2025-02-25 19:09:37 -05:00
Fetch.hs getting closer... 2025-02-19 09:06:40 -05:00
Machine.hs getting closer... 2025-02-19 09:06:40 -05:00
RegFiles.hs first commit 2025-02-12 23:54:15 -05:00
Simulation.hs hopefully progressing to a more scalable bus architecture 2025-02-25 14:24:54 -05:00
Types.hs hopefully progressing to a more scalable bus architecture 2025-02-25 14:24:54 -05:00
Util.hs first commit 2025-02-12 23:54:15 -05:00