Processor Errata #7

Open
opened 2025-02-26 00:57:04 +00:00 by Yehowshua · 0 comments
Owner

Errata that is specific to implementation choices made during the design of this processor.

  • A LoadDoubleWord transaction to our 16550 Uart reg is UB, so we'll make it return what LoadByte would return. Really - any transaction against a Uart reg address larger than Byte e.g. LoadHalfWord or StoreHalfWord should return the same as the Byte transaction, but zero-padded.
  • any cache implementations must be aware of non-cacheable IO in machine mode
  • The Linux kernel for my processor should be configured with CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS
Errata that is specific to implementation choices made during the design of this processor. - A LoadDoubleWord transaction to our 16550 Uart reg is UB, so we'll make it return what LoadByte would return. Really - any transaction against a Uart reg address larger than Byte e.g. LoadHalfWord or StoreHalfWord should return the same as the Byte transaction, but zero-padded. - any cache implementations must be aware of non-cacheable IO in machine mode - The Linux kernel for my processor should be configured with `CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS`
Sign in to join this conversation.
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: Yehowshua/RiscV-Formal#7
No description provided.