Add support for fork scopes #21

Merged
oscargus merged 1 commit from fork into main 2023-10-06 14:42:54 +00:00
oscargus commented 2023-10-06 06:27:17 +00:00 (Migrated from github.com)

Based on 18.2.3.4 $scope of the Verilog standard, there is a fifth scope type: fork, which at least ModelSim outputs.

Based on 18.2.3.4 $scope of the Verilog standard, there is a fifth scope type: `fork`, which at least ModelSim outputs.
TheZoq2 commented 2023-10-06 08:55:44 +00:00 (Migrated from github.com)

Interesting, what do the fork scopes do?

Interesting, what do the fork scopes do?
oscargus commented 2023-10-06 12:07:18 +00:00 (Migrated from github.com)

It is used to model parallel events. Not sure why ModelSim uses it though (if I recall correctly it splits records into forks in the VCD).

It is used to model parallel events. Not sure why ModelSim uses it though (if I recall correctly it splits records into forks in the VCD).
Sign in to join this conversation.
No description provided.