ReferenceProjects/riscv-bluespec-classic
Archived
1
0
Fork 0
Code Issues 13 Pull requests Actions Packages Projects Releases Wiki Activity

Old Notes #22

New issue
Open
opened 2025-06-14 03:57:54 +00:00 by Yehowshua · 0 comments
Yehowshua commented 2025-06-14 03:57:54 +00:00
Owner
Copy link

Uart needs to become it's own module
Can I stimulate things from TCL????

  • Test bus and then port bus to uart...
  • Use TCL to test bus
  • validate behavior once FIFO goes empty

Interface:

  • phy
  • server!!!!
Uart needs to become it's own module Can I stimulate things from TCL???? - Test bus and then port bus to uart... - Use TCL to test bus - validate behavior once FIFO goes empty Interface: - phy - server!!!!
This repo is archived. You cannot comment on issues.
No Branch/Tag specified
Branches Tags
main
repair_tag_engine_alternate
No results found.
Labels
Clear labels
No items
No labels
Milestone
Clear milestone
No items
No milestone
Projects
Clear projects
No items
No project
Assignees
Clear assignees
No assignees
1 participant
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: ReferenceProjects/riscv-bluespec-classic#22
No description provided.
Delete branch "%!s()"

Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?