Artturin/riscv-bluespec-classic
1
0
Fork 0
forked from ReferenceProjects/riscv-bluespec-classic
Code Pull requests Activity

Make make fpga work

Browse source 
`ERROR: IO 'ftdi_txd_1' is unconstrained in LPF (override this error with --lpf-allow-unconstrained)`
This commit is contained in:
Artturin 2025-04-02 03:10:29 +03:00
parent 3afca5b0f9
commit 2308058d33
3 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.gitignore vendored
View file

@ -15,6 +15,8 @@ verilog_RTL
# files generated for FPGA ULX3s implementation # files generated for FPGA ULX3s implementation
ulx3s_fpga/mkTop.d ulx3s_fpga/mkTop.d
ulx3s_fpga/mkTop.json ulx3s_fpga/mkTop.json
ulx3s_fpga/mkTop.bit
ulx3s_fpga/mkTop.config
# generated experiment outputs # generated experiment outputs
experiments/bram/*.cxx experiments/bram/*.cxx

2
Makefile
View file

@ -160,7 +160,7 @@ v_sim_vcd:
# ---------------------------------------------------------------- # ----------------------------------------------------------------
fpga: fpga:
make -C ulx3s_fpga make -C ulx3s_fpga mkTop.bit
.PHONY: clean .PHONY: clean
clean: clean:

3
ulx3s_fpga/makefile
View file

@ -5,7 +5,7 @@ IDCODE ?= 0x41113043 # 85f
all: prog all: prog
../verilog_RTL/$(TOPMODULE).v: ../src/Top.bsv ../verilog_RTL/$(TOPMODULE).v: ../bs/Top.bs
V_SIM=verilator TOPMODULE=$(TOPMODULE) make -C ../ v_compile V_SIM=verilator TOPMODULE=$(TOPMODULE) make -C ../ v_compile
$(TOPMODULE).json: ../verilog_RTL/$(TOPMODULE).v $(TOPMODULE).json: ../verilog_RTL/$(TOPMODULE).v
@ -21,6 +21,7 @@ $(TOPMODULE).config: $(TOPMODULE).json
--textcfg $@ \ --textcfg $@ \
--lpf ulx3s_v20.lpf \ --lpf ulx3s_v20.lpf \
--85k \ --85k \
--lpf-allow-unconstrained \
--package CABGA381 --package CABGA381
$(TOPMODULE).bit: $(TOPMODULE).config $(TOPMODULE).bit: $(TOPMODULE).config